

## 2A 3MHz 6V Synchronous Buck Converter

### DESCRIPTION

The BL8076 is a high efficiency synchronous, buck DC/DC converter. Its input voltage range is from 2.6V to 6V and provides an adjustable regulated output voltage from 0.6V to  $V_{IN}$  while delivering up to 2A of output current.

The internal synchronous switches increase efficiency and eliminate the need for an external Schottky diode. It runs at a fixed 3MHz frequency, which allows the use of small inductor with  $L < 1\mu H$  while maintaining a high efficiency and small output voltage ripple.

When Mode pin is connected to Gnd, the BL8076 is operating in PFM/PWM auto-switch mode which enhance the efficiency at light-load.

The BL8076 is available in DFN2x2-8L and SOT23-5 packages.


### FEATURES

- Adjustable Output Voltage,  $V_{fb}=0.6V$
- Maximum output current is 2A
- Range of operation input voltage: Max 6V
- Standby current: 30uA (typ.)
- Line regulation: 0.1%/V (typ.)
- Load regulation: 10mV (typ.)
- High efficiency, up to 96%
- Environment Temperature:  $-40^{\circ}C \sim 85^{\circ}$


### APPLICATIONS

- Power Management for 3G modem
- Smart Phone
- Tablet PC
- Set Top Box
- Other Battery Powered Device

### TYPICAL APPLICATION



### PIN OUT & MARKING



**Note:** GK: Product Code  
 YW: Date code


### ORDERING INFORMATION

PART No.	PACKAGE	Tape&Reel
BL8076CKBTR	DFN2x2-8L	3000pcs/Reel
BL8076CB5TR	SOT23-5	3000pcs/Reel

## PINOUT DESCRIPTION

PIN #	NAME	DESCRIPTION
1	PGND	Power Ground. Bypass with a 10 $\mu$ F ceramic capacitor to PVIN
2	SW	Inductor Connection. Connect an inductor Between SW and the regulator output.
3	AGND	Analog Ground, Connect to PGND
4	FB	Feedback Input. Connect an external resistor divider from the output to FB and GND to set the output to a voltage between 0.6V and VIN
5	EN	Enable pin for the IC. Drive this pin to high to enable the part, low to disable.
6	MODE	When forced high, the device operates in fixed frequency PWM mode. When forced low, it enables the Power Save Mode with automatic transition from PFM mode to fixed frequency PWM mode. This pin must be terminated.
7	AVIN	Analog Power. Short externally to PVIN
8	PVIN	Supply Voltage. Bypass with a 10 $\mu$ F ceramic capacitor to PGND

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATING

Parameter		Value
Max Input Voltage		6V
Max Operating Junction Temperature(Tj)		125°C
Ambient Temperature(Ta)		-40°C – 85°C
Package Thermal Resistance ( $\theta_{jc}$ )	DFN2x2-8L	25°C / W
Power Dissipation	SOT-23-5	250mW
Storage Temperature(Ts)		-40°C - 150°C
Lead Temperature & Time		260°C, 10S
ESD (HBM)		>2000V

**Note:** Exceed these limits to damage to the device. Exposure to absolute maximum rating conditions may affect device reliability.

## RECOMMENDED WORK CONDITIONS

Parameter	Value
Input Voltage Range	Max. 6V
Operating Junction Temperature(Tj)	-20°C –125°C

## ELECTRICAL CHARACTERISTICS


(VIN=5V, TA=25°C)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
VDD	Input Voltage Range		2.6		6.0	V
UVLO	Input Under Voltage Lockout	Increase Vin	2.1	2.2		V
Vref	Feedback Voltage	Vin=5V, Ven=5V	0.588	0.6	0.612	V
I <sub>fbk</sub>	Feedback Leakage current			0.01	0.1	uA
I <sub>q</sub>	Quiescent Current	Active, V <sub>fb</sub> =0.65V, No Switching		30		uA
		Shutdown		0.1	1	uA
LnReg	Line Regulation	Vin=2.7V to 5.5V		0.04		%/V
LdReg	Load Regulation	I <sub>out</sub> =0.1 to 2A		0.15		%/A
F <sub>sw</sub>	Switching Frequency		2.4	3	3.6	MHz
R <sub>dsonP</sub>	PMOS R <sub>dson</sub>	I <sub>sw</sub> =200mA		100	120	mohm
R <sub>dsonN</sub>	NMOS R <sub>dson</sub>	I <sub>sw</sub> =200mA		80	100	mohm
I <sub>limit</sub>	Peak Current Limit		2.5	3		A
I <sub>swk</sub>	SW Leakage Current	V <sub>out</sub> =5.5V, EN=GND			10	uA
V <sub>enh</sub> , V <sub>mdh</sub>	EN/MODE High Threshold				1.5	V
V <sub>enl</sub> , V <sub>mdl</sub>	EN/MODE Low Threshold		0.4			V
I <sub>enlk</sub> , I <sub>mdlk</sub>	EN/MODE Leakage Current	EN=MODE=GND			1	uA
R <sub>discharge</sub>	Discharge Resistance	EN=GND	180	300	450	Ohm


## TYPICAL PERFORMANCE CHARACTERISTICS

(Vin=3.6V, L=1uH, Cin=10uF, Cout=10uF, TA=25°C, unless otherwise stated)


### Efficiency at Vout=3.3V




### Efficiency at Vout=1.8V




### Efficiency at Vout=1.2V




### Load Regulation at Vout=1.8V




### Switching waveform Vin=3.6V, Vout=1.2V Iout=0A




### Switching waveform Vin=3.6V, Vout=1.2V Iout=0.7A




### Switching waveform Vin=5V, Vout=3.3V, Iout=0A



### Switching waveform Vin=5V, Vout=3.3V, Iout=0.5A





## FUNCTIONAL DESCRIPTIONS

The BL8076 high efficiency switching regulator is a small, simple, DC-to-DC step-down converter capable of delivering up to 2A of output current. The device operates in pulse-width modulation (PWM) at 3MHz from a 2.6V to 5.5V input voltage and provides an output voltage from 0.6V to VIN, making the BL8076 ideal for on-board post-regulation applications. An internal synchronous rectifier improves efficiency and eliminates the typical Schottky free-wheeling diode. Using the on resistance of the internal high-side MOSFET to sense switching currents eliminates current-sense resistors, further improving efficiency and cost.

### Loop Operation

BL8076 uses a PWM current-mode control scheme. An open-loop comparator compares the integrated voltage-feedback signal against the sum of the amplified current-sense signal and the slope compensation ramp. At each rising edge of the internal clock, the internal high-side MOSFET turns on until the PWM comparator terminates the on cycle. During this on-time, current ramps up through the inductor, sourcing current to the output and storing energy in the inductor. The current mode feedback system regulates the peak inductor current as a function of the output voltage error signal. During the off cycle, the internal high-side P-channel MOSFET turns off, and the internal low-side N-channel MOSFET turns on. The inductor releases the stored energy as its current ramps down while still providing current to the output.

### Current Sense

An internal current-sense amplifier senses the current through the high-side MOSFET during on time and produces a proportional current signal, which is used to sum with the slope compensation signal. The summed signal then is compared with the error amplifier output by the PWM comparator to terminate the on cycle.

### Current Limit

There is a cycle-by-cycle current limit on the high-side MOSFET. When the current flowing out of SW exceeds this limit, the high-side MOSFET turns off and the synchronous rectifier turns on. BL8076 utilizes a frequency fold-back mode to prevent overheating during short-circuit output conditions. The device enters frequency fold-back mode when the FB voltage drops below 200mV, limiting the current to IPEAK and reducing power dissipation. Normal operation resumes upon removal of the short-circuit condition.

### Soft Start

BL8076 has a internal soft-start circuitry to reduce supply inrush current during startup conditions. When the device exits under-voltage lockout (UVLO), shutdown mode, or restarts following a thermal-overload event, the I soft-start circuitry slowly ramps up current available at SW.

## UVLO and Thermal Shutdown

If VIN drops below 2V, the UVLO circuit inhibits switching. Once VIN rises above 2.1V, the UVLO clears, and the soft-start sequence activates. Thermal-overload protection limits total power dissipation in the device. When the junction temperature exceeds TJ= +160°C, a thermal sensor forces the device into shutdown, allowing the die to cool. The thermal sensor turns the device on again after the junction temperature cools by 15°C, resulting in a pulsed output during continuous overload conditions. Following a thermal-shutdown condition, the soft-start sequence begins.

## DESIGN PROCEDURE

### Inductor Selection

The peak-to-peak ripple is limited to 30% of the maximum output current. This places the peak current far enough from the minimum overcurrent trip level to ensure reliable operation while providing enough current ripples for the current mode converter to operate stably.

In this case, for 2A maximum output current, the maximum inductor ripple current is 667 mA. The inductor size is estimated as following equation:

$$L_{IDEAL} = (V_{IN(MAX)} - V_{OUT}) / I_{RIPPLE} * D_{MIN} * (1 / F_{OSC})$$

Therefore,

for  $V_{OUT} = 1.8V$ ,

The inductor values is calculated to be  $L = 0.60\mu H$ .

Choose  $1\mu H$

And for  $V_{OUT} = 1.2V$ ,

The inductor values is calculated to be  $L = 0.469\mu H$ .

Choose  $0.47\mu H$

The resulting ripple is

$$I_{RIPPLE} = (V_{IN(MAX)} - V_{OUT}) / L_{ACTUAL} * D_{MIN} * (1 / F_{OSC})$$

When,

$V_{OUT} = 1.8V$ ,  $I_{RIPPLE} = 403mA$

$V_{OUT} = 1.2V$ ,  $I_{RIPPLE} = 665mA$

### Output Capacitor Selection

For most applications a nominal  $10\mu F$  or  $22\mu F$  capacitor is suitable. The BL8076 internal compensation is designed for a fixed corner frequency that is equal to

$$f_C = \frac{1}{2 * \pi * \sqrt{C_{OUT} * L}} = 50Khz$$

For example, for  $V_{OUT} = 1.8V$ ,  $L = 1\mu H$ ,  $C_{OUT} = 10\mu F$ , for  $V_{OUT} = 1.2V$ ,  $L = 0.47\mu H$ ,  $C_{OUT} = 22\mu F$

### Setting Output Voltage

Output voltages are set by external resistors. The FB\_ threshold is 0.6V.

$$R_{TOP} = R_{BOTTOM} * [(V_{OUT} / 0.6) - 1]$$

### Guidelines for Input Capacitor and Output Capacitor

The input capacitor in a DC-to-DC converter reduces current peaks drawn from the battery or other input power source and reduces switching noise in the controller. The impedance of the input capacitor at the switching frequency should be less than that of the input source so high-frequency switching currents do not pass through the input source. The output capacitor keeps output ripple small and ensures control-loop stability. The output capacitor must also have low impedance at the switching frequency.

Ceramic, polymer, and tantalum capacitors are suitable, with ceramic exhibiting the lowest ESR and high-frequency impedance. Output ripple with a ceramic output capacitor is approximately as follows:

$$V_{RIPPLE} = I_{L(PEAK)} [1 / (2\pi * f_{OSC} * C_{OUT})]$$


If the capacitor has significant ESR, the output ripple component due to capacitor ESR is as follows:

$$V_{RIPPLE(ESR)} = I_{L(PEAK)} * ESR$$

## PACKAGE OUTLINE

Package	DFN2x2-8L	Devices per reel	3000pcs	Unit	mm
---------	-----------	------------------	---------	------	----

Package specification:



Package	SOT-23-5	Devices per reel	3000Pcs	Unit	mm
---------	----------	------------------	---------	------	----

Package specification:

