# **MOSFET** – P-Channel, POWERTRENCH<sup>®</sup>

# -30 V, -8.8 A, 20 m $\Omega$

# Description

This P-Channel MOSFET is produced using ON Semiconductor's advanced POWERTRENCH process that has been especially tailored to minimize the on-state resistance.

This device is well suited for Power Management and load switching applications common in Notebook Computers and Portable Battery Packs.

### Features

- Max  $R_{DS(on)} = 20 \text{ m}\Omega$  at  $V_{GS} = -10 \text{ V}$ ,  $I_D = -8.8 \text{ A}$
- Max  $R_{DS(on)} = 35 \text{ m}\Omega$  at  $V_{GS} = -4.5 \text{ V}$ ,  $I_D = -6.7 \text{ A}$
- Extended V<sub>GSS</sub> Range (-25 V) for Battery Applications
- HBM ESD Protection Level of ±3.8 kV Typical (Note 3)
- High Performance Trench Technology for Extremely Low RDS(on)
- High Power and Current Handling Capability
- This Device is Pb-Free and RoHS Compliant

### Specifications

# **MAXIMUM RATINGS** (T<sub>A</sub> = $25^{\circ}$ C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V <sub>DS</sub>	Drain to Source Voltage	-30	V
V <sub>GS</sub>	Gate to Source Voltage	±25	V
۱ <sub>D</sub>	Drain Current – Continuous T <sub>A</sub> = 25°C (Note 1a) – Pulsed	-8.8 -50	A
PD	Power Dissipation T <sub>A</sub> = 25°C (Note 1a)	2.5	W
	Power Dissipation $T_A = 25^{\circ}C$ (Note 1b)	1.0	
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 4)	24	mJ
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Tem- perature Range	–55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	25	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	




# **ON Semiconductor®**

www.onsemi.com



# **ELECTRICAL CONNECTION**



# MARKING DIAGRAM



FDS4435BZ= Specific Device CodeA= Assembly SiteL= Wafer Lot NumberYW= Assembly Start Week

# ORDERING INFORMATION

Device	Package	Shipping <sub>†</sub>		
FDS4435BZ	SOIC8 (Pb-Free)	2,500 / Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

© Semiconductor Components Industries, LLC, 2009 August, 2019 – Rev. 4

#### Table 1 ELECTRICAL CHARACTERISTICS /T

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS	•				
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = -250 \ \mu A, \ V_{GS} = 0 \ V$	-30			V
${\Delta {\rm BV}_{\rm DSS}  / \over \Delta {\rm T}_{\rm J}}$ /	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$ , referenced to $25^{\circ}\text{C}$		-21		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS}$ = ±25 V, $V_{DS}$ = 0 V			±10	μA
ON CHARA	CTERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250 \ \mu A$	-1	-2.1	-3	V
${\Delta V_{GS(th)} \over \Delta T_J}$ /	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$ , referenced to $25^{\circ}\text{C}$		6		mV/°C
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = -10 \text{ V}, \text{ I}_{D} = -8.8 \text{ A}$		16	20	mΩ
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -6.7 \text{ A}$		26	35	
		$V_{GS}$ = -10 V, I <sub>D</sub> = -8.8 A, T <sub>J</sub> = 125°C		22	28	
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5 \text{ V}, \text{ I}_{D} = -8.8 \text{ A}$		24		S
OYNAMIC C	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = –15 V, V <sub>GS</sub> = 0 V, f = 1MHz		1385	1845	pF
C <sub>oss</sub>	Output Capacitance			275	365	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			230	345	pF
Rg	Gate Resistance	f = 1MHz		4.5		Ω
WITCHING	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = –15 V, I <sub>D</sub> = –8.8 A, V <sub>GS</sub> = –10 V, R <sub>GEN</sub> = 6 Ω		10	20	ns
t <sub>r</sub>	Rise Time			6	12	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			30	48	ns
t <sub>f</sub>	Fall Time			12	22	ns
Qg	Total Gate Charge	$V_{GS} = 0$ V to -10 V, $V_{DD} = -15$ V, $I_{D} = -8.8$ A		28	40	nC
Qg	Total Gate Charge	$V_{GS}$ = 0 V to –5 V, $V_{DD}$ = –15 V, $I_{D}$ = –8.8 A		16	23	nC
Q <sub>gs</sub>	Gate to Source Charge	V <sub>DD</sub> = -15 V, I <sub>D</sub> = -8.8 A		5.2		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	<u> </u>		7.4		nC
RAIN-SOL	JRCE DIODE CHARACTERISTICS					
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0V, I <sub>S</sub> = -8.8A (Note 2)		-0.9	-1.2	V
		$I_{\rm E} = -8.8  {\rm A}  {\rm di/dt} = 100  {\rm A/us}$		20	4.4	200

 $I_F = -8.8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$ Reverse Recovery Time 29 44 t<sub>rr</sub> ns Qrr **Reverse Recovery Charge** 23 35 nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

### NOTES:

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a. 50°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



b. 125°C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\mu s,$  Duty cycle < 2.0%.
- 3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied. 4. Starting  $T_J = 25^{\circ}$ C, L = 1 mH,  $I_{AS} = -7$  A,  $V_{DD} = -30$  V,  $V_{GS} = -10$  V.

# **TYPICAL CHARACTERISTICS**

(T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On–Region Characteristics




Figure 3. Normalized On–Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On–Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# TYPICAL CHARACTERISTICS (Continued)

(T<sub>J</sub> = 25°C unless otherwise noted)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Maximum Continuous Drain Current vs Ambient Temperature




Figure 10. Gate Leakage Current vs Gate to Source Voltage




Figure 12. Forward Bias Safe Operating Area

# TYPICAL CHARACTERISTICS (Continued)

(T<sub>J</sub> = 25°C unless otherwise noted)




Figure 13. Single Pulse Maximum Power Dissipation





Figure 14. Junction To Ambient Transient Thermal Response Curve

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





© Semiconductor Components Industries, LLC, 2019

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

### TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative