

Sample &

Buy



LMH6624, LMH6626

SNOSA42G - NOVEMBER 2002 - REVISED DECEMBER 2014

Support &

Community

2.2

# LMH6624 and LMH6626 Single/Dual Ultra Low Noise Wideband Operational Amplifier

Technical

Documents

### 1 Features

- V<sub>S</sub> = ±6 V, T<sub>A</sub> = 25°C, A<sub>V</sub> = 20 (Typical Values Unless Specified)
- Gain Bandwidth (LMH6624) 1.5 GHz
- Input Voltage Noise 0.92 nV/√Hz
- Input Offset Voltage (limit over temp) 700 μV
- Slew Rate 350 V/µs
- Slew Rate ( $A_V = 10$ ) 400 V/µs
- HD2 at f = 10 MHz, R<sub>L</sub> = 100 Ω -63 dBc
- HD3 at f = 10 MHz,  $R_L = 100 \Omega 80 \text{ dBc}$
- Supply Voltage Range (Dual Supply) 2.5 V to 6 V
- Supply Voltage Range (Single Supply) 5 V to 12 V
- Improved Replacement for the CLC425 (LMH6624)
- Stable for Closed Loop  $|A_V| \ge 10$

### 2 Applications

- Instrumentation Sense Amplifiers
- Ultrasound Pre-amps
- Magnetic Tape & Disk Pre-amps
- Wide Band Active Filters
- Professional Audio Systems
- Opto-electronics
- Medical Diagnostic Systems

### 3 Description

Tools &

Software

The LMH6624 and LMH6626 devices offer wide bandwidth (1.5 GHz for single, 1.3 GHz for dual) with very low input noise (0.92 nV/ $\sqrt{Hz}$ , 2.3 pA/ $\sqrt{Hz}$ ) and ultra-low dc errors (100  $\mu$ V V<sub>OS</sub>, ±0.1  $\mu$ V/°C drift) providing very precise operational amplifiers with wide dynamic range. This enables the user to achieve closed-loop gains of greater than 10, in both inverting and non-inverting configurations.

The LMH6624 (single) and LMH6626 (dual) traditional voltage feedback topology provide the following benefits: balanced inputs, low offset voltage and offset current, very low offset drift, 81dB open loop gain, 95dB common mode rejection ratio, and 88dB power supply rejection ratio.

The LMH6624 and LMH6626 devices operate from  $\pm 2.5$  V to  $\pm 6$  V in dual supply mode and from 5 V to 12 V in single supply configuration.


LMH6624 is offered in SOT-23-5 and SOIC-8 packages. The LMH6626 is offered in SOIC-8 and VSSOP-8 packages.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
LMH6624	SOT-23 (5)	2.90 mm × 1.60 mm		
	SOIC (8)	4.90 mm × 3.91 mm		
	SOIC (8)	4.90 mm × 3.91 mm		
LMH6626	VSSOP (8)	3.00 mm × 3.00 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### Voltage Noise vs. Frequency



TEXAS INSTRUMENTS

www.ti.com

Page

Page

## **Table of Contents**

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics ±2.5 V 5
	6.6	Electrical Characteristics ±6 V7
	6.7	Typical Characteristics 9
7	Deta	ailed Description 17
	7.1	Overview 17
	7.2	Feature Description 17

	7.3	Device Functional Modes	22
8	Арр	lication and Implementation	23
	8.1	Application Information	23
	8.2	Typical Application	23
9	Pow	ver Supply Recommendations	26
10	Lay	out	26
	10.1	Layout Guidelines	26
	10.2	Layout Example	27
11	Dev	rice and Documentation Support	28
	11.1	Documentation Support	28
	11.2	Related Links	28
	11.3	Trademarks	28
	11.4	Electrostatic Discharge Caution	28
	11.5	Glossary	28
12	Mec	hanical, Packaging, and Orderable	
	Info	rmation	28

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


#### Changes from Revision F (March 2013) to Revision G


#### Changes from Revision E (March 2013) to Revision F


•	Changed layout of National Data Sheet to TI format	. 1
•	Changed from 464 $\Omega$ to 283 $\Omega$	19



## 5 Pin Configuration and Functions







**Pin Functions** 

	P	IN			
		NUMBER		I/O	DESCRIPTION
NAME	LMH	6624	LMH6626	1/0	DESCRIPTION
	DBV	D	DGK or D		
-IN	4	2	-	Ι	Inverting Input
+IN	3	3	-	Ι	Non-inverting Input
IN A-	-	-	2	Ι	Inverting Input Channel A
IN B-	-	-	6	Ι	Inverting Input Channel B
IN A+	-	-	3	Ι	Non-inverting Input Channel A
IN B+	-	-	5	Ι	Non-inverting Input Channel B
N/C	-	1, 5, 8	-		No Connection
OUT	1	6	-	0	Output
OUT A	-	-	1	0	Output Channel A
OUT B	_	-	7	0	Output Channel B
V-	2	4	4	Ι	Negative Supply
V+	5	7	8	Ι	Positive Supply

TEXAS INSTRUMENTS

www.ti.com

### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>IN</sub> Differential			±1.2	V
Supply voltage (V <sup>+</sup> - V <sup>-</sup> )			13.2	V
Voltage at Input pins			V <sup>+</sup> +0.5, V <sup>−</sup> −0.5	V
Input Current			±10	mA
Coldering information	Dut Current Infrared or convection (20 sec.)	235	°C	
Soldering information	Wave soldering (10 sec.)		260	°C
Junction temperature <sup>(2)</sup>			150	°C
Storage temperature		-65	150	°C

(1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

(2) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

#### 6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		V	
V <sub>(ESD)</sub>	Electrostatic discharge	Machine model <sup>(2)</sup>	±200	v

(1) Human body model, 1.5 kΩ in series with 100 pF. JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 2000-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

(2) Machine Model, 0 Ω in series with 200 pF. JEDEC document JEP157 states that 200-V MM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Operating temperature <sup>(2)</sup>	-40	+125	°C
Operating supply voltage (V+ - V-)	±2.25	±6.3	V

(1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

(2) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

#### 6.4 Thermal Information

	LMH	6624	LMH		
THERMAL METRIC <sup>(1)</sup>	DBV	D	DGK	D	UNIT
	5 PINS	8 PINS	8 PINS	8 PINS	
R <sub>0JA</sub> Junction-to-ambient thermal resistance <sup>(2)</sup>	265	166	235	166	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, R<sub>θJA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub> - T<sub>A</sub>)/ R<sub>θJA</sub>. All numbers apply for packages soldered directly onto a PC board.

#### 6.5 Electrical Characteristics ±2.5 V

Unless otherwise specified, all limits ensured at  $T_A = 25^{\circ}C$ ,  $V^+ = 2.5 \text{ V}$ ,  $V^- = -2.5 \text{ V}$ ,  $V_{CM} = 0 \text{ V}$ ,  $A_V = +20$ ,  $R_F = 500 \Omega$ ,  $R_L = 100 \Omega$ . See <sup>(1)</sup>.

	PARAMETER	TEST COND	ITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
DYNAM	IIC PERFORMANCE						
4		$V_0 = 400 \text{ mV}_{PP}$ (LMH6624)			90		N 41 I
f <sub>CL</sub>	−3dB BW	$V_{O} = 400 \text{ mV}_{PP}$ (LMH6626)			80		MHz
		$V_0 = 2 V_{PP}, A_V = +20 (LMH6624)$	!)		300		
SR	Slew rate <sup>(4)</sup>	$V_0 = 2 V_{PP}, A_V = +20 (LMH6626)$	6)		290		
SK	Siew rate ??	$V_0 = 2 V_{PP}, A_V = +10 (LMH6624)$	!)		360		V/µs
		$V_0 = 2 V_{PP}, A_V = +10 (LMH6626)$	6)		340		
t <sub>r</sub>	Rise time	V <sub>O</sub> = 400 mV Step, 10% to 90%			4.1		ns
t <sub>f</sub>	Fall time	$V_0 = 400 \text{ mV}$ Step, 10% to 90%			4.1		ns
t <sub>s</sub>	Settling time 0.1%	V <sub>O</sub> = 2 V <sub>PP</sub> (Step)			20		ns
DISTOR	RTION and NOISE RESPONSE						
_	n Input referred voltage noise	f = 1 MHz (LMH6624)			0.92		···) / /· / I I=
e <sub>n</sub>	Input referred voltage noise	f = 1 MHz (LMH6626)			1.0	1.0 2.3 1.8	nV/√Hz
	land the second assumed as in a	f = 1 MHz (LMH6624)			2.3		··· A /· / I I =
i <sub>n</sub>	Input referred current noise	f = 1 MHz (LMH6626)			1.8		pA/√Hz
HD2	2 <sup>nd</sup> harmonic distortion	$f_{C} = 10 \text{ MHz}, V_{O} = 1 V_{PP}, R_{L} 100$	Ω Ω	-60			dBc
HD3	3 <sup>rd</sup> harmonic distortion	$f_{C} = 10 \text{ MHz}, V_{O} = 1 V_{PP}, R_{L} 100$	Ω Ω		-76		dBc
INPUT (	CHARACTERISTICS						
	1 . <i>1</i>			-0.75	-0.25	+0.75	
V <sub>OS</sub>	Input offset voltage	$V_{CM} = 0 V$	-40°C ≤ T <sub>J</sub> ≤ 125°C	-0.95		+0.95	mV
	Average drift <sup>(5)</sup>	V <sub>CM</sub> = 0 V			±0.25		µV/°C
	land affect and a			-1.5	-0.05	+1.5	
los	Input offset current	V <sub>CM</sub> = 0 V	-40°C ≤ T <sub>J</sub> ≤ 125°C	-2.0		+2.0	μA
	Average drift <sup>(5)</sup>	V <sub>CM</sub> = 0 V			2		nA/°C
	Innut high gurrant	Х. О.Х.			13	+20	
I <sub>B</sub>	Input bias current	$V_{CM} = 0 V$	-40°C ≤ T <sub>J</sub> ≤ 125°C			+25	μA
	Average drift <sup>(5)</sup>	$V_{CM} = 0 V$			12		nA/°C
<b>D</b>	l	Common Mode			6.6		MΩ
R <sub>IN</sub>	Input resistance <sup>(6)</sup>	Differential Mode			4.6		kΩ
<u>^</u>	Input consciter (6)	Common Mode			0.9		~ -
C <sub>IN</sub>	Input capacitance <sup>(6)</sup>	Differential Mode			2.0		pF
	0	Input Referred, V <sub>CM</sub> = -0.5 to +1	.9 V	87	90		
CMRR	Common mode rejection ratio	Input Referred, V <sub>CM</sub> = −0.5 to +1.75 V	-40°C ≤ T <sub>J</sub> ≤ 125°C	85			dB

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . Absolute maximum ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing or statistical analysis.

(3) Typical Values represent the most likely parametric norm.

(4) Slew rate is the slowest of the rising and falling slew rates.

(5) Average drift is determined by dividing the change in parameter at temperature extremes into the total temperature change.

(6) Simulation results.

TRUMENTS www.ti.com

XAS

#### Electrical Characteristics ±2.5 V (continued)

Unless otherwise specified, all limits ensured at  $T_A = 25^{\circ}C$ ,  $V^+ = 2.5 \text{ V}$ ,  $V^- = -2.5 \text{ V}$ ,  $V_{CM} = 0 \text{ V}$ ,  $A_V = +20$ ,  $R_F = 500 \Omega$ ,  $R_L = 100 \Omega$ . See <sup>(1)</sup>.

	PARAMETER	TEST CONDI	TIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
TRANS	FER CHARACTERISTICS						
		(LMH6624)		75	79		
A <sub>VOL</sub>	VOL Large signal voltage gain	$R_L = 100 \Omega$ , $V_O = -1 V$ to +1 V	-40°C ≤ T <sub>J</sub> ≤ 125°C	70			dB
VOL		(LMH6626)		72	79		
		$R_{L} = 100 \Omega, V_{O} = -1 V \text{ to } +1 V$	-40°C ≤ T <sub>J</sub> ≤ 125°C	67			
Xt	Crosstalk rejection	f = 1 MHz (LMH6626)			-75		dB
OUTPU	T CHARACTERISTICS						
		R <sub>L</sub> = 100 Ω		±1.1	±1.5		
Vo	Output swing	-	-40°C ≤ T <sub>J</sub> ≤ 125°C	±1.0			V
2		No Load		±1.4	±1.7		
			$-40^{\circ}C \le T_{J} \le 125^{\circ}C$	±1.25			
R <sub>O</sub>	Output impedance	f ≤ 100 KHz			10		mΩ
	Output short circuit current	(LMH6624) Sourcing to Ground $\Delta V_{IN} = 200 \text{ mV}^{(7)(8)}$		90	145		mA
			$-40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125^{\circ}\text{C}$	75			
		(LMH6626) Sourcing to Ground $\Delta V_{IN} = 200 \text{ mV}^{(7)(8)}$ (LMH6626)		90	145		
			-40°C ≤ T <sub>J</sub> ≤ 125°C	75			
I <sub>SC</sub>				60	120		
			-40°C ≤ T <sub>J</sub> ≤ 125°C	50			
				60	120		
		Sinking to Ground $\Delta V_{IN} = -200 \text{ mV}^{(7)(8)}$	$-40^{\circ}\mathrm{C} \leq \mathrm{T_{J}} \leq 125^{\circ}\mathrm{C}$	50			
I <sub>OUT</sub>		(LMH6624) Sourcing, $V_O = +0.8 V$ Sinking, $V_O = -0.8 V$			100		mA
	Output current	(LMH6626) Sourcing, $V_O = +0.8 V$ Sinking, $V_O = -0.8 V$			75		
POWER	R SUPPLY						
PSRR	Dowor oupply rejection ratio	$V_{-}$ = 12.0 V/ to 12.0 V/		82	90		dD
FORR	Power supply rejection ratio	$V_{\rm S} = \pm 2.0 \text{ V}$ to $\pm 3.0 \text{ V}$	$-40^{\circ}C \le T_{J} \le 125^{\circ}C$	80			dB
	Cupply ourrort (non-shares 1)	Nolood			11.4	16	- A
I <sub>S</sub>	Supply current (per channel)	No Load	-40°C ≤ T <sub>J</sub> ≤ 125°C			18	mA

(7) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

(8) Short circuit test is a momentary test. Output short circuit duration is 1.5 ms.



#### 6.6 Electrical Characteristics ±6 V

Unless otherwise specified, all limits ensured at  $T_A = 25^{\circ}C$ ,  $V^+ = 6 \text{ V}$ ,  $V^- = -6 \text{ V}$ ,  $V_{CM} = 0 \text{ V}$ ,  $A_V = +20$ ,  $R_F = 500 \Omega$ ,  $R_L = 100 \Omega$ . See <sup>(1)</sup>.

	PARAMETER	TEST CON	DITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT	
DYNAN	IC PERFORMANCE							
£		$V_{O} = 400 \text{ mV}_{PP} \text{ (LMH6624)}$			95		N 41 1-	
f <sub>CL</sub>	−3dB BW	$V_{O} = 400 \text{ mV}_{PP} \text{ (LMH6626)}$			85		MHz	
		$V_0 = 2 V_{PP}, A_V = +20 (LMH662)$	24)		350			
SR	Slew rate <sup>(4)</sup>	$V_0 = 2 V_{PP}, A_V = +20 (LMH662)$	26)		320		1///	
SK	Siew rate	$V_0 = 2 V_{PP}, A_V = +10 (LMH662)$	24)		400		V/µs	
		$V_0 = 2 V_{PP}, A_V = +10 (LMH662)$	26)		360			
t <sub>r</sub>	Rise time	V <sub>O</sub> = 400 mV Step, 10% to 90%	V <sub>O</sub> = 400 mV Step, 10% to 90%		3.7		ns	
t <sub>f</sub>	Fall time	V <sub>O</sub> = 400 mV Step, 10% to 90% 3.7		ns				
ts	Settling time 0.1%	/ <sub>O</sub> = 2 V <sub>PP</sub> (Step) 18			ns			
DISTOR	RTION and NOISE RESPONSE							
en Input referred volta		f = 1 MHz (LMH6624)			0.92			
	Input referred voltage noise	f = 1 MHz (LMH6626)			1.0		- nV/√Hz	
		f = 1 MHz (LMH6624)		2.3				
İn	Input referred current noise	f = 1 MHz (LMH6626)		1.8			pA/√Hz	
HD2	2 <sup>nd</sup> harmonic distortion	$f_{C} = 10 \text{ MHz}, V_{O} = 1 V_{PP}, R_{L} =$	100 Ω		-63		dBc	
HD3	3 <sup>rd</sup> harmonic distortion	$f_{C} = 10 \text{ MHz}, V_{O} = 1 V_{PP}, R_{L} =$	100 Ω	-80			dBc	
INPUT	CHARACTERISTICS			-				
	Input offset voltage	N/ 0.1/		-0.5	±0.10	+0.5		
Vos		$V_{CM} = 0 V$	-40°C ≤ T <sub>J</sub> ≤ 125°C	-0.7		+0.7	mV	
	Average drift <sup>(5)</sup>	V <sub>CM</sub> = 0 V			±0.2		µV/°C	
		(LMH6624)		-1.1	0.05	1.1		
		$V_{CM} = 0 V$	-40°C ≤ T <sub>J</sub> ≤ 125°C	-2.5		2.5		
los	Input offset current	(LMH6626)		-2.0	0.1	2.0	μA	
		$\dot{V}_{CM} = 0 V'$	-40°C ≤ T <sub>J</sub> ≤ 125°C	-2.5		2.5		
	Average drift <sup>(5)</sup>	V <sub>CM</sub> = 0 V			0.7		nA/°C	
					13	+20	•	
I <sub>B</sub>	Input bias current	$V_{CM} = 0 V$	-40°C ≤ T <sub>J</sub> ≤ 125°C			+25	μA	
	Average drift <sup>(5)</sup>	V <sub>CM</sub> = 0 V			12		nA/°C	
-	(6)	Common Mode			6.6		MΩ	
R <sub>IN</sub>	Input resistance <sup>(6)</sup>	Differential Mode			4.6		kΩ	
~	(6)	Common Mode			0.9		-	
C <sub>IN</sub>	Input capacitance <sup>(6)</sup>	Differential Mode			2.0		pF	
	•	Input Referred, V <sub>CM</sub> = -4.5 to -	+5.25 V	90	95			
CMRR	Common mode rejection ratio	Input Referred, $V_{CM} = -4.5$ to +5.0 V	-40°C ≤ T <sub>J</sub> ≤ 125°C	87			dB	

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>. Absolute maximum ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing or statistical analysis.

(3) Typical Values represent the most likely parametric norm.

(4) Slew rate is the slowest of the rising and falling slew rates.

(5) Average drift is determined by dividing the change in parameter at temperature extremes into the total temperature change.

(6) Simulation results.

STRUMENTS

EXAS

### Electrical Characteristics ±6 V (continued)

Unless otherwise specified, all limits ensured at  $T_A = 25^{\circ}C$ ,  $V^+ = 6 V$ ,  $V^- = -6 V$ ,  $V_{CM} = 0 V$ ,  $A_V = +20$ ,  $R_F = 500 \Omega$ ,  $R_L = 100 \Omega$ . See <sup>(1)</sup>.


	PARAMETER	TEST COND	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT		
TRANS	FER CHARACTERISTICS							
		(LMH6624)		77	81			
A <sub>VOL</sub>	Large signal voltage gain	$\dot{R}_{L} = 100 \ \dot{\Omega}, V_{O} = -3 V \text{ to } +3 V$	-40°C ≤ T <sub>J</sub> ≤ 125°C	72			dB	
		(LMH6626)		74	80			
		$R_L = 100 \Omega$ , $V_O = -3 V$ to +3 V	$-40^{\circ}C \le T_{J} \le 125^{\circ}C$	70				
Xt	Crosstalk rejection	f = 1MHz (LMH6626)			-75		dB	
OUTPU	T CHARACTERISTICS							
		(LMH6624)		±4.4	±4.9			
		$\dot{R}_{L} = 100 \ \dot{\Omega}$	$-40^{\circ}C \le T_{J} \le 125^{\circ}C$	±4.3				
		(LMH6624)		±4.8	±5.2			
V		No Load	-40°C ≤ T <sub>J</sub> ≤ 125°C	±4.65			17	
Vo	Output swing	(LMH6626)		±4.3	±4.8		V	
		$R_L = 100 \Omega$	-40°C ≤ T <sub>J</sub> ≤ 125°C	±4.2				
		(LMH6626)		±4.8	±5.2			
		No Load	-40°C ≤ T <sub>J</sub> ≤ 125°C	±4.65				
Ro	Output impedance	f ≤ 100 KHz			10		mΩ	
-	Output short circuit current	(LMH6624)		100	156			
		Sourcing to Ground $\Delta V_{IN} = 200 \text{ mV}^{(7)(8)}$	-40°C ≤ T <sub>J</sub> ≤ 125°C	85				
		(LMH6624)		100	156			
		Sinking to Ground $\Delta V_{IN} = -200 \text{ mV}^{(7)(8)}$	-40°C ≤ T <sub>J</sub> ≤ 125°C	85			mA	
I <sub>SC</sub>		(LMH6626)		65	120			
		Sourcing to Ground $\Delta V_{IN} = 200 \text{ mV}^{(7)(8)}$	-40°C ≤ T <sub>J</sub> ≤ 125°C	55				
		(LMH6626)		65	120			
		Sinking to Ground $\Delta V_{IN} = -200 \text{ mV}^{(7)(8)}$	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$	55				
	_	(LMH6624) Sourcing, $V_0 = +4.3 \text{ V}$ Sinking, $V_0 = -4.3 \text{ V}$			100		~^^	
I <sub>OUT</sub>	Output current	(LMH6626) Sourcing, $V_O = +4.3 V$ Sinking, $V_O = -4.3 V$			80		mA	
POWEF	R SUPPLY							
		N 5 4 14 0 0 14		82	88		5	
PSRR	Power supply rejection ratio	$V_{S} = \pm 5.4 \text{ V to } \pm 6.6 \text{ V}$	-40°C ≤ T <sub>J</sub> ≤ 125°C	80			dB	
	<b>.</b>		-		12	16		
I <sub>S</sub>	Supply current (per channel)	No Load	-40°C ≤ T <sub>J</sub> ≤ 125°C			18	mA	

(7) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.


(8) Short circuit test is a momentary test. Output short circuit duration is 1.5 ms.




### 6.7 Typical Characteristics




































#### 7 Detailed Description

#### 7.1 Overview

The LMH6624 and LMH6626 devices are very wide gain bandwidth, ultra low noise voltage feedback operational amplifiers. Their excellent performances enable applications such as medical diagnostic ultrasound, magnetic tape & disk storage and fiber-optics to achieve maximum high frequency signal-to-noise ratios. The set of characteristic plots in *Typical Characteristics* illustrates many of the performance trade-offs. The following discussion will demonstrate the proper selection of external components to achieve optimum system performance.

#### 7.2 Feature Description

#### 7.2.1 Bias Current Cancellation

To cancel the bias current errors of the non-inverting configuration, the parallel combination of the gain setting  $(R_g)$  and feedback  $(R_f)$  resistors should equal the equivalent source resistance  $(R_{seq})$  as defined in Figure 47. Combining this constraint with the non-inverting gain equation also seen in Figure 47, allows both  $R_f$  and  $R_g$  to be determined explicitly from the following equations:

$$R_{f} = A_{V}R_{seq}$$
(1)  

$$R_{g} = R_{f}/(A_{V}-1)$$
(2)

When driven from a  $0-\Omega$  source, such as the output of an op amp, the non-inverting input of the LMH6624 and LMH6626 should be isolated with at least a 25- $\Omega$  series resistor.

As seen in Figure 48, bias current cancellation is accomplished for the inverting configuration by placing a resistor ( $R_b$ ) on the non-inverting input equal in value to the resistance seen by the inverting input ( $R_f || (R_g + R_s)$ ).  $R_b$  should to be no less than 25  $\Omega$  for optimum LMH6624 and LMH6626 performance. A shunt capacitor can minimize the additional noise of  $R_b$ .




Figure 47. Non-Inverting Amplifier Configuration

#### Feature Description (continued)





Figure 48. Inverting Amplifier Configuration

#### 7.2.2 Total Input Noise vs. Source Resistance

To determine maximum signal-to-noise ratios from the LMH6624 and LMH6626, an understanding of the interaction between the amplifier's intrinsic noise sources and the noise arising from its external resistors is necessary.

Figure 49 describes the noise model for the non-inverting amplifier configuration showing all noise sources. In addition to the intrinsic input voltage noise ( $e_n$ ) and current noise ( $i_n = i_n^+ = i_n^-$ ) source, there is also thermal voltage noise ( $e_t = \sqrt{(4KTR)}$ ) associated with each of the external resistors. Equation 3 provides the general form for total equivalent input voltage noise density ( $e_{ni}$ ). Equation 4 is a simplification of Equation 3 that assumes  $R_f ||R_g = R_{seq}$  for bias current cancellation. Figure 50 illustrates the equivalent noise model using this assumption. Figure 51 is a plot of  $e_{ni}$  against equivalent source resistance ( $R_{seq}$ ) with all of the contributing voltage noise sources of Equation 4. This plot gives the expected  $e_{ni}$  for a given ( $R_{seq}$ ) which assumes  $R_f ||R_g = R_{seq}$  for bias current cancellation. The total equivalent output voltage noise ( $e_{no}$ ) is  $e_{ni}^*A_V$ .



$$e_{ni} = \sqrt{e_n^2 + (i_{n+}R_{Seq})^2 + 4kTR_{Seq} + (i_{n-}(R_f||R_g))^2 + 4kT(R_f||R_g)}$$
(3)



#### Feature Description (continued)




Figure 50. Noise Model with R<sub>f</sub>||R<sub>g</sub> = R<sub>seq</sub>

$$e_{ni} = \sqrt{e_n^2 + 2(i_n R_{Seq})^2 + 4kT(2R_{Seq})}$$

(4)

As seen in Figure 51,  $e_{ni}$  is dominated by the intrinsic voltage noise  $(e_n)$  of the amplifier for equivalent source resistances below 26  $\Omega$ . Between 26  $\Omega$  and 3.1 k $\Omega$ ,  $e_{ni}$  is dominated by the thermal noise  $(e_t = \sqrt{(4kT(2R_{seq}))})$  of the equivalent source resistance  $R_{seq}$ . Above 3.1 k $\Omega$ ,  $e_{ni}$  is dominated by the amplifier's current noise  $(i_n = \sqrt{2} i_n R_{seq})$ . When  $R_{seq} = 283 \Omega$  (that is,  $R_{seq} = e_n/\sqrt{2} i_n$ ) the contribution from voltage noise and current noise of LMH6624 and LMH6626 is equal. For example, configured with a gain of +20V/V giving a -3 dB of 90 MHz and driven from  $R_{seq} = Rf \parallel Rg = 25 \Omega (e_{ni} = 1.3 \text{ nV}\sqrt{\text{Hz}}$  from Figure 51), the LMH6624 produces a total output noise voltage  $(e_{ni} \times 20 \text{ V/V} \times \sqrt{(1.57 \times 90 \text{ MHz})})$  of 309 µVrms.




Figure 51. Voltage Noise Density vs. Source Resistance

If bias current cancellation is not a requirement, then  $R_f || R_g$  need not equal  $R_{seq}$ . In this case, according to Equation 3,  $R_f || R_g$  should be as low as possible to minimize noise. Results similar to Equation 3 are obtained for the inverting configuration of Figure 48 if  $R_{seq}$  is replaced by  $R_b$  and  $R_g$  is replaced by  $R_g + R_s$ . With these substitutions, Equation 3 will yield an  $e_{ni}$  referred to the non-inverting input. Referring  $e_{ni}$  to the inverting input is easily accomplished by multiplying  $e_{ni}$  by the ratio of non-inverting to inverting gains.

#### Feature Description (continued)

#### 7.2.3 Noise Figure

Noise Figure (NF) is a measure of the noise degradation caused by an amplifier.

NF = 10LOG 
$$\left\{ \frac{S_i / N_i}{S_o / N_o} \right\}$$
 = 10LOG  $\left\{ \frac{e_{ni}^2}{e_t^2} \right\}$ 

(5)

The Noise Figure formula is shown in Equation 5. The addition of a terminating resistor  $R_T$ , reduces the external thermal noise but increases the resulting NF. The NF is increased because  $R_T$  reduces the input signal amplitude thus reducing the input SNR.

NF = 10 LOG 
$$\left[\frac{e_n^2 + i_n^2 (R_{Seq}^2 + (R_f ||R_g)^2) + 4KT (R_{Seq} + (R_f ||R_g))}{4KT (R_{Seq} + (R_f ||R_g))}\right]$$
(6)

The noise figure is related to the equivalent source resistance ( $R_{seq}$ ) and the parallel combination of  $R_f$  and  $R_g$ . To minimize "Noise Figure":

- Minimize R<sub>f</sub> || R<sub>q</sub>
- Choose the Optimum R<sub>S</sub> (R<sub>OPT</sub>)

R<sub>OPT</sub> is the point at which the NF curve reaches a minimum and is approximated by:

$$R_{OPT} \approx \frac{e_n}{i_n}$$
(7)

#### 7.2.4 Low Noise Integrator

The LMH6624 and LMH6626 devices implement a deBoo integrator shown in Figure 52. Positive feedback maintains integration linearity. The low input offset voltage of the LMH6624 and LMH6626 devices and matched inputs allow bias current cancellation and provide for very precise integration. Keeping  $R_G$  and  $R_S$  low helps maintain dynamic stability.




Figure 52. Low Noise Integrator



#### Feature Description (continued)

#### 7.2.5 High-gain Sallen-key Active Filters

The LMH6624 and LMH6626 devices are well suited for high gain Sallen-Key type of active filters. Figure 53 shows the 2<sup>nd</sup> order Sallen-Key low pass filter topology. Using component predistortion methods discussed in Application Note OA-21, *Component Pre-Distortion for Sallen Key Filters* (SNOA369) will enable the proper selection of components for these high-frequency filters.




Figure 53. Sallen-Key Active Filter Topology

#### 7.2.6 Low Noise Magnetic Media Equalizer

The LMH6624 and LMH6626 devices implement a high-performance low noise equalizer for such application as magnetic tape channels as shown in Figure 54. The circuit combines an integrator with a bandpass filter to produce the low noise equalization. The circuit's simulated frequency response is illustrated in Figure 55.




Figure 54. Low Noise Magnetic Media Equalizer

### Feature Description (continued)




Figure 55. Equalizer Frequency Response

### 7.3 Device Functional Modes

#### 7.3.1 Single Supply Operation

The LMH6624 and LMH6626 devices can be operated with single power supply as shown in Figure 56. Both the input and output are capacitively coupled to set the DC operating point.




Figure 56. Single Supply Operation



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

A Transimpedance amplifier is used to convert the small output current of a photodiode to a voltage, while maintaining a near constant voltage across the photodiode to minimize non-linearity. Extracting the small signal requires high gain and a low noise amplifier, and therefore, the LMH6624 and LMH6626 devices are ideal for such an application in order to maximize SNR. Furthermore, because of the large gain (R<sub>F</sub> value) needed, the device used must be high speed so that even with high noise gain (due to the interaction of the feedback resistor and photodiode capacitance), bandwidth is not heavily impacted.

Figure 47 implements a high-speed, single supply, low-noise Transimpedance amplifier commonly used with photo-diodes. The transimpedance gain is set by  $R_F$ .

#### 8.2 Typical Application





Figure 57. LMH6624 Application Schematic

#### Typical Application (continued)

#### 8.2.1 Design Requirements

Figure 58 shows the Noise Gain (NG) and transfer function (I-V Gain). As with most Transimpedance amplifiers, it is required to compensate for the additional phase lag (Noise Gain zero at  $f_Z$ ) created by the total input capacitance:  $C_D$  (diode capacitance) +  $C_{CM}$  (LMH6624 CM input capacitance) +  $C_{DIFF}$  (LMH6624 DIFF input capacitance) looking into  $R_F$ . This is accomplished by placing  $C_F$  across  $R_F$  to create enough phase lead (Noise Gain pole at  $f_P$ ) to stabilize the loop.





#### 8.2.2 Detailed Design Procedure

The optimum value of C<sub>F</sub> is given by Equation 8 resulting in the I-V -3dB bandwidth shown in Equation 9, or around 124 MHz in this case, assuming GBWP = 1.5 GHz, C<sub>CM</sub> (LMH6624 CM input capacitance) = 0.9 pF, and C<sub>DIFF</sub> (LMH6624 DIFF input capacitance) = 2 pF. This C<sub>F</sub> value is a "starting point" and C<sub>F</sub> needs to be tuned for the particular application as it is often less than 1 pF and thus is easily affected by board parasitics.

Optimum C<sub>F</sub> Value:

$$C_{F} = \sqrt{\frac{C_{IN}}{2\pi (GBWP)R_{F}}}$$

Resulting -3dB Bandwidth:

$$f_{-3 dB} \simeq \sqrt{\frac{GBWP}{2\pi R_F C_{IN}}}$$
(9)

Equation 10 provides the total input current noise density ( $i_{ni}$ ) equation for the basic Transimpedance configuration and is plotted against feedback resistance ( $R_F$ ) showing all contributing noise sources in Figure 59. The plot indicates the expected total equivalent input current noise density ( $i_{ni}$ ) for a given feedback resistance ( $R_F$ ). This is depicted in the schematic of Figure 60 where total equivalent current noise density ( $i_{ni}$ ) is shown at the input of a noiseless amplifier and noiseless feedback resistor ( $R_F$ ). The total equivalent output voltage noise density ( $e_{no}$ ) is  $i_{ni}*R_F$ . Noise Equation for Transimpedance Amplifier:


$$i_{ni} = \sqrt{i_n^2 + \left(\frac{e_n}{R_f}\right)^2 + \frac{4kT}{R_f}}$$

(10)

(8)



### **Typical Application (continued)**








Figure 60. Transimpedance Amplifier Equivalent Input Source Mode

From Figure 61, it is clear that with the LMH6624 extremely low-noise characteristics, for  $R_F < 3 \ k\Omega$ , the noise performance is entirely dominated by  $R_F$  thermal noise. Only above this  $R_F$  threshold, the input noise current (i<sub>n</sub>) of LMH6624 becomes a factor and at no  $R_F$  setting does the LMH6624 input noise voltage play a significant role. This noise analysis has ignored the possible noise gain increase, due to photo-diode capacitance, at higher frequencies.

#### 8.2.3 Application Curve




Figure 61. Current Noise Density vs. Feedback Resistance



#### 9 Power Supply Recommendations

The LMH6624 and LMH6626 devices can operate off a single supply or with dual supplies as long as the input CM voltage range (CMIR) has the required headroom to either supply rail. Supplies should be decoupled with low inductance, often ceramic, capacitors to ground less than 0.5 inches from the device pins. The use of ground plane is recommended, and as in most high speed devices, it is advisable to remove ground plane close to device sensitive pins such as the inputs.

### 10 Layout

#### 10.1 Layout Guidelines

TI suggests the copper patterns on the evaluation boards shown in Figure 62 and Figure 63 as a guide for high frequency layout. These boards are also useful as an aid in device testing and characterization. As is the case with all high-speed amplifiers, accepted-practice RF design technique on the PCB layout is mandatory. Generally, a good high frequency layout exhibits a separation of power supply and ground traces from the inverting input and output pins as shown in Figure 62. Parasitic capacitances between these nodes and ground may cause frequency response peaking and possible circuit oscillations. See Application Note OA-15, *Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers* (SNOA367) for more information. Use high quality chip capacitors with values in the range of 1000 pF to 0.1  $\mu$ F for power supply bypassing as shown in Figure 62. One terminal of each chip capacitor is connected to the ground plane and the other terminal is connected to a point that is as close as possible to each supply pin as allowed by the manufacturer's design rules. In addition, connect a tantalum capacitor with a value between 4.7  $\mu$ F and 10  $\mu$ F in parallel with the chip capacitor. Signal lines connecting the feedback and gain resistors should be as short as possible to minimize inductance and microstrip line effect as shown in Figure 63. Place input and output termination resistors as close as possible to the input/output pins. Traces greater than 1 inch in length should be impedance matched to the corresponding load termination.


Symmetry between the positive and negative paths in the layout of differential circuitry should be maintained to minimize the imbalance of amplitude and phase of the differential signal.


Component value selection is another important parameter in working with high speed and high performance amplifiers. Choosing external resistors that are large in value compared to the value of other critical components will affect the closed loop behavior of the stage because of the interaction of these resistors with parasitic capacitances. These parasitic capacitors could either be inherent to the device or be a by-product of the board layout and component placement. Moreover, a large resistor will also add more thermal noise to the signal path. Either way, keeping the resistor values low will diminish this interaction. On the other hand, choosing very low value resistors could load down nodes and will contribute to higher overall power dissipation and high distortion.

DEVICE	PACKAGE	EVALUATION BOARD PART NUMBER
LMH6624MF	SOT-23–5	LMH730216
LMH6624MA	SOIC-8	LMH730227
LMH6626MA	SOIC-8	LMH730036
LMH6626MM	VSSOP-8	LMH730123




### 10.2 Layout Example





Continuous ground plane (except under components and sensitive nodes)

Figure 62. LMH6624 and LMH6626 EVM Board Layout Example



RF and RGa placed on board bottom to minimize summing junction parasitics by reducing trace length

Figure 63. LMH6624 and LMH6626 EVM Board Layout Example

TEXAS INSTRUMENTS

www.ti.com

### **11** Device and Documentation Support

#### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

- Absolute Maximum Ratings for Soldering (SNOA549)
- Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers, Application Note OA-15 (SNOA367)
- Semiconductor and IC Package Thermal Metrics (SPRA953)

#### 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PARTS PRODUCT FOLDER		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
LMH6624	Click here	Click here	Click here	Click here	Click here	
LMH6626	Click here	Click here	Click here	Click here	Click here	

#### Table 1. Related Links

#### 11.3 Trademarks

All trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



6-Feb-2020

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMH6624MA	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 125	LMH66 24MA	
LMH6624MA/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LMH66 24MA	Samples
LMH6624MAX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LMH66 24MA	Samples
LMH6624MF	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 125	A94A	
LMH6624MF/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	A94A	Samples
LMH6624MFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	A94A	Samples
LMH6626MA/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LMH66 26MA	Samples
LMH6626MAX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LMH66 26MA	Samples
LMH6626MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	A98A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



6-Feb-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6624MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMH6624MF	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6624MF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6624MFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6626MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMH6626MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

29-Sep-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6624MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMH6624MF	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMH6624MF/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMH6624MFX/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMH6626MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMH6626MM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0

# D0008A



# **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **DBV0005A**



# **PACKAGE OUTLINE**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **DBV0005A**

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated