

### General Description

The WSF4012 is the highest performance trench N-ch and P-ch MOSFET with extreme high cell density, which provide excellent R<sub>DS(on)</sub> and gate charge for most of the synchronous buck converter applications. The WSF4012 meet the RoHS and Green Product requirement 100% EAS guaranteed with full function reliability approved.

### Features

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available

### Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		N-Ch	P-Ch	
V <sub>DS</sub>	Drain-Source Voltage	40	-40	V
V <sub>GS</sub>	Gate-Source Voltage	±20	±20	V
I <sub>D</sub> @T <sub>C</sub> =25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	30	-20	A
I <sub>D</sub> @T <sub>C</sub> =100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	20	-16	A
I <sub>DM</sub>	Pulsed Drain Current <sup>2</sup>	46	-40	A
EAS	Single Pulse Avalanche Energy <sup>3</sup>	28	66	mJ
I <sub>AS</sub>	Avalanche Current	17.8	-27.2	A
P <sub>D</sub> @T <sub>C</sub> =25°C	Total Power Dissipation <sup>4</sup>	25	31.3	W
T <sub>STG</sub>	Storage Temperature Range	-55 to 150	-55 to 150	°C
T <sub>J</sub>	Operating Junction Temperature Range	-55 to 150	-55 to 150	°C

### Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R <sub>θJA</sub>	Thermal Resistance Junction-Ambient <sup>1</sup>	---	62	°C/W
R <sub>θJC</sub>	Thermal Resistance Junction-Case <sup>1</sup>	---	5	°C/W


### Product Summary

BVDSS	R <sub>DS(on)</sub>	I <sub>D</sub>
40V	16mΩ	30A
-40V	30mΩ	-20A

### Applications

- High Frequency Point-of-Load Synchronous Buck Converter for MB/NB/UMPC/VGA
- Networking DC-DC Power System
- CCFL Back-light Inverter

### TO-252-4L Pin Configuration



**N-Channel Electrical Characteristics (T<sub>J</sub>=25 °C, unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	40	---	---	V
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	BVDSS Temperature Coefficient	Reference to 25°C, I <sub>D</sub> =1mA	---	0.034	---	V/°C
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =12A	---	16	21	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =10A	---	18	25	
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA	1.5	2.0	2.5	V
ΔV <sub>GS(th)</sub>	V <sub>GS(th)</sub> Temperature Coefficient		---	-4.56	---	mV/°C
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =32V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	---	---	1	uA
		V <sub>DS</sub> =32V, V <sub>GS</sub> =0V, T <sub>J</sub> =55°C	---	---	5	
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	---	---	±100	nA
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =12A	---	8	---	S
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0V, V <sub>GS</sub> =0V, f=1MHz	---	2.6	5.2	Ω
Q <sub>g</sub>	Total Gate Charge (4.5V)	V <sub>DS</sub> =20V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =12A	---	5.5	---	nC
Q <sub>gs</sub>	Gate-Source Charge		---	1.25	---	
Q <sub>gd</sub>	Gate-Drain Charge		---	2.5	---	
T <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =20V, V <sub>GS</sub> =10V, R <sub>G</sub> =3.3Ω I <sub>D</sub> =1A	---	8.9	---	ns
T <sub>r</sub>	Rise Time		---	2.2	---	
T <sub>d(off)</sub>	Turn-Off Delay Time		---	41	---	
T <sub>f</sub>	Fall Time		---	2.7	---	
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz	---	593	---	pF
C <sub>oss</sub>	Output Capacitance		---	76	---	
C <sub>rss</sub>	Reverse Transfer Capacitance		---	56	---	

**Guaranteed Avalanche Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
EAS	Single Pulse Avalanche Energy <sup>5</sup>	V <sub>DD</sub> =25V, L=0.1mH, I <sub>AS</sub> =10A	9	---	---	mJ

**Diode Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I <sub>S</sub>	Continuous Source Current <sup>1,6</sup>	V <sub>G</sub> =V <sub>D</sub> =0V, Force Current	---	---	23	A
I <sub>SM</sub>	Pulsed Source Current <sup>2,6</sup>		---	---	46	A
V <sub>SD</sub>	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V, I <sub>S</sub> =1A, T <sub>J</sub> =25°C	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 20Z copper.
- 2.The data tested by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%
- 3.The EAS data shows Max. rating. The test condition is V<sub>DD</sub>=25V, V<sub>GS</sub>=10V, L=0.1mH, I<sub>AS</sub>=17.8A
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The Min. value is 100% EAS tested guarantee.
- 6.The data is theoretically the same as I<sub>D</sub> and I<sub>DM</sub>, in real applications, should be limited by total power dissipation.

**P-Channel Electrical Characteristics (T<sub>J</sub>=25 °C, unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =-250uA	-40	---	---	V
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	BV <sub>DSS</sub> Temperature Coefficient	Reference to 25°C, I <sub>D</sub> =-1mA	---	-0.012	---	V/°C
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-8A	---	30	38	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-4A	---	46	62	
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =-250uA	-1.5	-2.0	-2.5	V
ΔV <sub>GS(th)</sub>	V <sub>GS(th)</sub> Temperature Coefficient		---	4.32	---	mV/°C
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =-32V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	---	---	1	uA
		V <sub>DS</sub> =-32V, V <sub>GS</sub> =0V, T <sub>J</sub> =55°C	---	---	5	
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	---	---	±100	nA
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =-5V, I <sub>D</sub> =-8A	---	12.6	---	S
R <sub>g</sub>	Gate Resistance	V <sub>DS</sub> =0V, V <sub>GS</sub> =0V, f=1MHz	---	13	16	Ω
Q <sub>g</sub>	Total Gate Charge (-4.5V)	V <sub>DS</sub> =-20V, V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-12A	---	9	---	nC
Q <sub>gs</sub>	Gate-Source Charge		---	2.54	---	
Q <sub>gd</sub>	Gate-Drain Charge		---	3.1	---	
T <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =-15V, V <sub>GS</sub> =-10V, R <sub>G</sub> =3.3Ω, I <sub>D</sub> =-1A	---	19.2	---	ns
T <sub>r</sub>	Rise Time		---	12.8	---	
T <sub>d(off)</sub>	Turn-Off Delay Time		---	48.6	---	
T <sub>f</sub>	Fall Time		---	4.6	---	
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =-15V, V <sub>GS</sub> =0V, f=1MHz	---	1004	---	pF
C <sub>oss</sub>	Output Capacitance		---	108	---	
C <sub>rss</sub>	Reverse Transfer Capacitance		---	80	---	

**Guaranteed Avalanche Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
EAS	Single Pulse Avalanche Energy <sup>5</sup>	V <sub>DD</sub> =-25V, L=0.1mH, I <sub>AS</sub> =-15A	20	---	---	mJ


**Diode Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I <sub>S</sub>	Continuous Source Current <sup>1,6</sup>	V <sub>G</sub> =V <sub>D</sub> =0V, Force Current	---	---	-20	A
I <sub>SM</sub>	Pulsed Source Current <sup>2,6</sup>		---	---	-40	A
V <sub>SD</sub>	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V, I <sub>S</sub> =-1A, T <sub>J</sub> =25°C	---	---	-1	V


Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 20Z copper.
- 2.The data tested by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%
- 3.The EAS data shows Max. rating. The test condition is V<sub>DD</sub>=-25V, V<sub>GS</sub>=-10V, L=0.1mH, I<sub>AS</sub>=-27.2A
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The Min. value is 100% EAS tested guarantee.
- 6.The data is theoretically the same as I<sub>D</sub> and I<sub>DM</sub>, in real applications, should be limited by total power dissipation.


**N-Channel Typical Characteristics**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance vs. G-S Voltage**




**Fig.3 Forward Characteristics of Reverse**




**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$**




**Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**




**Fig.10 Switching Time Waveform**




**Fig.11 Unclamped Inductive Switching Wave**


**P-Channel Typical Characteristics**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance v.s Gate-Source**




**Fig.3 Forward Characteristics of Reverse**




**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  v.s  $T_J$**




**Fig.6 Normalized  $R_{DS(on)}$  v.s  $T_J$**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**



**Fig.10 Switching Time Waveform**



**Fig.11 Unclamped Inductive Waveform**