

N-channel TrenchMOS standard level FET

Rev. 02 — 20 August 2007

Product data sheet

1. Product profile

1.1 General description

Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using Nexperia Ultra High-Performance Automotive (UHP) TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in Automotive critical applications.

1.2 Features

- 175 °C rated
- Q101 compliant

1.3 Applications

- 12 V loads
- General purpose power switching
- Low on-state resistance
- Standard level compatible
- Automotive systems
- Motors, lamps, solenoids

nexperia

1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
I _D	drain current	$V_{GS} = 10 \text{ V}; T_{mb} = 25 \text{ °C};$ see <u>Figure 1</u> and <u>4</u>	<u>[1][2]</u>	-	-	100	A
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>		-	-	333	W
Static ch	aracteristics						
R _{DSon}	drain-source on-state resistance	V_{GS} = 10 V; I_D = 25 A; T_j = 25 °C; see <u>Figure 13</u> and <u>12</u>		-	1.7	2	mΩ
Avalanch	ne ruggedness						
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$\begin{array}{l} I_D = 100 \; \text{A}; \; V_{sup} \leq 40 \; \text{V}; \\ R_{GS} = 50 \; \Omega; \; V_{GS} = 10 \; \text{V}; \\ T_{j(\text{init})} = 25 \; ^\circ\text{C}; \; \text{inductive load} \\ type \; \text{unclamped inductive load} \end{array}$		-	-	1.2	J

[1] Continuous current is limited by package.

[2] Refer to document 9397 750 12572 for further information.

2. Pinning information

Table 2.	Pinning				
Pin	Symbol	Description		Simplified outline	Graphic Symbol
1	G	gate		_ mb	Γ
2	D	drain	[1]		
3	S	source			G_(IET)
mb	D	mounting base; connected to drain		SOT404 (D2PAK)	mbb076 S

[1] It is not possible to make a connection to pin 2.

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BUK762R0-40C	D2PAK	plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)	SOT404

4. Limiting values

Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DS}	drain-source voltage	$T_j \ge 25 \ ^\circ C; \ T_j \le 175 \ ^\circ C$	-	40	V
V _{DGR}	drain-gate voltage	R _{GS} = 20 kΩ	-	40	V
V_{GS}	gate-source voltage		-20	20	V
I _D	drain current	T_{mb} = 25 °C; V_{GS} = 10 V; see <u>Figure 1</u> and <u>4</u>	<u>[1]</u> _	276	А
		T_{mb} = 100 °C; V_{GS} = 10 V; see <u>Figure 1</u>	[2][3]	100	А
		T_{mb} = 25 °C; V_{GS} = 10 V; see <u>Figure 1</u> and <u>4</u>	[2][3]	100	А
I _{DM}	peak drain current	T_{mb} = 25 °C; $t_p \leq$ 10 $\mu s;$ duty type pulsed; see $\underline{Figure~4}$	-	1104	A
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	333	W
T _{stg}	storage temperature		-55	175	°C
Tj	junction temperature		-55	175	°C
Avalance	he ruggedness				
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$\label{eq:ld} \begin{array}{l} I_D = 100 \; A; \; V_{sup} \leq 40 \; V; \; R_{GS} = 50 \; \Omega; \\ V_{GS} = 10 \; V; \; T_{j(init)} = 25 \; ^\circ C; \; inductive \; load \; type \\ unclamped \; inductive \; load \end{array}$	-	1.2	J
E _{DS(AL)R}	repetitive drain-source avalanche energy	see Figure 3	<u>[4][5]</u> [6][7]	-	J

Table 4. Limiting values ... continued

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol Parameter		Conditions	Min	Max	Unit
Sourc	e-drain diode				
I _S	source current	T _{mb} = 25 °C	<u>[1]</u> _	276	А
		T _{mb} = 25 °C	<u>[2][3]</u>	100	А
I _{SM}	peak source current	$t_p \le 10 \ \mu s$; duty type pulsed; T_{mb} = 25 °C	-	1104	А

[1] Current is limited by power dissipation chip rating.

[2] Continuous current is limited by package.


[3] Refer to document 9397 750 12572 for further information.

[4] Maximum value not quoted. Repetitive rating defined in avalanche rating figure.


[5] Single-pulse avalanche rating limited by maximum junction temperature of 175 °C.

[6] Repetitive avalanche rating limited by an average junction temperature of 170 °C.

[7] Refer to application note AN10273 for further information.




BUK762R0-40C



5. Thermal characteristics

Table 5.	Thermal characteristic	cs				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	mounted on a printed-circuit board; minimum footprint; vertical in still air	-	50	-	K/W
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see <u>Figure 5</u>	-	-	0.45	K/W



6. Characteristics

Table 6.Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static char	acteristics					
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V};$ $T_j = 25 \text{ °C}$	40	-	-	V
		I_D = 0.25 mA; V_{GS} = 0 V; T_j = -55 °C	36	-	-	V
V _{GSth}	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C};$ see <u>Figure 10</u>	2	3	4	V
		$\begin{split} I_D &= 1 \text{ mA; } V_{DS} = V_{GS}; \\ T_j &= -55 ^\circ\text{C}; \text{ see } \underline{\text{Figure } 11} \end{split}$	-	-	4.4	V
		I _D = 1 mA; V _{DS} = V _{GS} ; T _j = 175 °C; see <u>Figure 11</u>	1	-	-	V
I _{DSS}	drain leakage current	V_{DS} = 40 V; V_{GS} = 0 V; T_j = 25 $^\circ C$	-	0.02	1	μΑ
		V _{DS} = 40 V; V _{GS} = 0 V; T _j = 175 °C	-	-	500	μΑ


BUK762R0-40C


N-channel TrenchMOS standard level FET

Table 6.	Characteristics continu	ued				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
IGSS	gate leakage current	V_{DS} = 0 V; V_{GS} = 20 V; T_j = 25 $^\circ C$	-	2	100	nA
		$V_{DS} = 0 V; V_{GS} = -20 V;$ $T_j = 25 °C$	-	2	100	nA
R _{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A};$ T _j = 175 °C; see <u>Figure 12</u> and <u>13</u>	-	-	3.75	mΩ
		V_{GS} = 10 V; I_D = 25 A; T_j = 25 °C; see <u>Figure 13</u> and <u>12</u>	-	1.7	2	mΩ
Source-d	rain diode					
V _{SD}	source-drain voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C};$ see <u>Figure 16</u>	-	0.85	1.2	V
t _{rr}	reverse recovery time	$ I_{S} = 20 \text{ A}; \text{dI}_{S}/\text{dt} = -100 \text{ A}/\mu\text{s}; \\ V_{GS} = -10 \text{ V}; \text{V}_{DS} = 30 \text{ V}; \\ T_{j} = 25 ^{\circ}\text{C} $	-	75	-	ns
Qr	recovered charge	$ I_{S} = 20 \text{ A}; dI_{S}/dt = -100 A/\mu\text{s}; \\ V_{GS} = -10 V; V_{DS} = 30 V; \\ T_{j} = 25 ^{\circ}\text{C} $	-	57	-	nC
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 25 \text{ A}; V_{DS} = 32 \text{ V};$ $V_{GS} = 10 \text{ V}; T_j = 25 \text{ °C};$ see <u>Figure 14</u>	-	175	-	nC
Q _{GS}	gate-source charge	I _D = 25 A; V _{DS} = 32 V; V _{GS} = 10 V; T _j = 25 °C; see <u>Figure 14</u>	-	38	-	nC
Q _{GD}	gate-drain charge	$I_D = 25 \text{ A}; V_{DS} = 32 \text{ V};$ $V_{GS} = 10 \text{ V}; T_j = 25 \text{ °C};$ see Figure 14	-	67	-	nC
C _{iss}	input capacitance	$\label{eq:VGS} \begin{array}{l} V_{GS} = 0 \; V; \; V_{DS} = 25 \; V; \\ f = 1 \; MHz; \; T_{j} = 25 \; ^{\circ}C; \\ see \; \underline{Figure 15} \end{array}$	-	8492	11323	pF
C _{oss}	output capacitance	$V_{GS} = 0 V; V_{DS} = 25 V;$ f = 1 MHz; T _j = 25 °C; see <u>Figure 15</u>	-	1606	1927	pF
C _{rss}	reverse transfer capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz; T _j = 25 °C; see <u>Figure 15</u>	-	1101	1508	pF
t _{d(on)}	turn-on delay time		-	65	-	ns
tr	rise time		-	133	-	ns
t _{d(off)}	turn-off delay time		-	146	-	ns


Table 6 Characteristics continued

Table 6.	Characteristics continued						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
t _f	fall time		-	119	-	ns	
L _D	internal drain inductance	from upper edge of drain mounting base to centre of die; T _j = 25 °C	-	2.5	-	nH	
L _S	internal source inductance	from source lead 6 mm from package to source bond pad; T _j = 25 °C	-	7.5	-	nH	






BUK762R0-40C



BUK762R0-40C



N-channel TrenchMOS standard level FET

7. Package outline





Fig 17. Package outline SOT404 (D2PAK)

N-channel TrenchMOS standard level FET

8. Soldering



9. Revision history

Table 7. Revision h	istory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK762R0-40C_2	20070820	Product data sheet	-	BUK762R0-40C_1
Modifications:	guidelines o	of this data sheet has been for NXP Semiconductors.		·
	 Legal texts 	have been adapted to the	new company name whe	ere appropriate.
BUK762R0-40C_1	20060810	Product data sheet	-	-

10. Legal information

10.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

10.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

10.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Nexperia. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

11. Contact information

For additional information, please visit: <u>http://www.nexperia.com</u>

For sales office addresses, send an email to: salesaddresses@nexperia.com

N-channel TrenchMOS standard level FET

12. Contents

1	Product profile 1
1.1	General description 1
1.2	Features 1
1.3	Applications 1
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 5
6	Characteristics 5
7	Package outline 11
8	Soldering 12
9	Revision history 13
10	Legal information 14
10.1	Data sheet status 14
10.2	Definitions 14
10.3	Disclaimers 14
10.4	Trademarks 14
11	Contact information 14
12	Contents 15